Kontron COMe-mTT10 Manual do Utilizador Página 45

  • Descarregar
  • Adicionar aos meus manuais
  • Imprimir
  • Página
    / 94
  • Índice
  • MARCADORES
  • Avaliado. / 5. Com base em avaliações de clientes
Vista de página 44
COMe-mTT10 / System Resources
5.4 Peripheral Component Interconnect (PCI) Devices
All devices follow the Peripheral Component Interconnect 2.3 (PCI 2.3) respectivily the PCI Express Base 1.0a
specification. The BIOS and OS control memory and I/O resources. Please see the PCI 2.3 specification for details.
PCI Device B:D:F PCI IRQ Interface Comment
Host Bridge 0:0:0 None internal Chipset (Tunnelcreek)
Video Controller 0:2:0 INTA internal Chipset (Tunnelcreek)
SDVO Controller 0:03:0 INTA internal Chipset (Tunnelcreek)
PCIe Port 0 0:23:0 INTA internal Chipset (Tunnelcreek)
PCIe Port #0 Slot - A/B/C/D PCIe Slot #1
PCIe Port 1 0:24:0 INTA internal Chipset (Tunnelcreek)
PCIe Port #1 Slot - B/C/D/A PCIe Slot #2
PCIe Port 2 0:25:0 INTA internal Chipset (Tunnelcreek)
PCIe Port #2 Slot - C/D/A/B PCIe Slot #3
PCIe Port 3 0:26:0 INTA internal Chipset (Tunnelcreek)
HDA Controller 0:27:0 INTA internal Chipset (Tunnelcreek)
LPC Bridge 0:31:0 - internal Chipset (Tunnelcreek)
PCIe-PORT X:00:0 INTD PCIe Chipset (Topcliff)
Packet Hub Y:00:0 - PCIe Chipset (Topcliff)
GbE Y:00:1 INTD PCIe Chipset (Topcliff)
GPIO Y:00:2 INTD PCIe Chipset (Topcliff)
OHCI00 Y:02:0 INTC PCIe Chipset (Topcliff)
OHCI01 Y:02:1 INTC PCIe Chipset (Topcliff)
OHCI02 Y:02:2 INTC PCIe Chipset (Topcliff)
EHCI0 Y:02:3 INTC PCIe Chipset (Topcliff)
USB Device Y:02:4 INTC PCIe Chipset (Topcliff)
SDIO #0 Y:04:0 INTB PCIe Chipset (Topcliff)
SDIO #1 Y:04:1 INTB PCIe Chipset (Topcliff)
SATA II Y:06:0 INTA PCIe Chipset (Topcliff)
OHCI10 Y:08:0 INTD PCIe Chipset (Topcliff)
OHCI11 Y:08:1 INTD PCIe Chipset (Topcliff)
OHCI12 Y:08:2 INTD PCIe Chipset (Topcliff)
EHCI1 Y:08:3 INTD PCIe Chipset (Topcliff)
DMA0 Y:10:0 INTC PCIe Chipset (Topcliff)
UART #0 Y:10:1 INTC PCIe Chipset (Topcliff)
UART #1 Y:10:2 INTC PCIe Chipset (Topcliff)
UART #2 Y:10:3 INTC PCIe Chipset (Topcliff)
UART #3 Y:10:4 INTC PCIe Chipset (Topcliff)
DMA1 Y:12:0 INTB PCIe Chipset (Topcliff)
SPI Y:12:1 INTB PCIe Chipset (Topcliff)
I2C Y:12:2 INTB PCIe Chipset (Topcliff)
CAN Y:12:3 INTB PCIe Chipset (Topcliff)
IEEE1588 block Y:12:4 INTB PCIe Chipset (Topcliff)
45
Vista de página 44
1 2 ... 40 41 42 43 44 45 46 47 48 49 50 ... 93 94

Comentários a estes Manuais

Sem comentários